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Abstract: We propose a scalable readout interface for superconducting nanowire single-
photon detector (SSPD) arrays, which we call the AQFP/RSFQ interface. This interface is 
composed of adiabatic quantum-flux-parametron (AQFP) and rapid single-flux-quantum 
(RSFQ) logic families. The AQFP part reads out the spatial information of an SSPD array via 
a single cable, and the RSFQ part reads out the temporal information via a single cable. The 
hybrid interface has high temporal resolution owing to low timing jitter in the operation of the 
RSFQ part. In addition, the hybrid interface achieves high circuit scalability because of low 
supply current in the operation of the AQFP part. Therefore, the hybrid interface is suitable 
for handling many-pixel SSPD arrays. We demonstrate a four-pixel SSPD array using the 
hybrid interface as proof of concept. The measurement results show that the hybrid interface 
can read out all of the pixels with a low error rate and low timing jitter.  
1. Introduction 
Superconducting nanowire single-photon detectors (SSPDs or SNSPDs) [1] have superior 
performance in terms of detection efficiency, count rate, and timing jitter [2–4], and thus have 
been used in many research fields, such as quantum optics [5], quantum information [6], 
optical communications [7], and fluorescent correlation spectroscopy [8]. Lately, a great deal 
of effort has been spent on the development of multi-pixel SSPD arrays [9–12] in order to 
achieve single-photon imagers, which pave the way for new applications such as time-of-
flight imaging [13], dark matter detection [14], quantum information processing with single 
photons [15], and integrated spectrometry at the single photon level [16]. In order to develop 
large single-photon imagers for the above applications, it is crucial to establish efficient 
readout schemes by which the SSPD pixels are read out via a few coaxial cables. This is 
because the number of available cables for demonstrating SSPDs is limited by the cooling 
power of the cryocooler. For instance, in our experimental setup using a 0.1-W Gifford–
McMahon (GM) cryocooler [17], the number of available cables is less than approximately 
twenty, beyond which the large heat load increases the temperature of the sample stage 
significantly. To date, several efficient readout schemes, such as row-column multiplexing 
[18], frequency multiplexing [19], amplitude multiplexing [20], and the delay-line approach 
[21], have been reported. 
We have been developing readout interfaces [11,22] for SSPD arrays using rapid single-
flux-quantum (RSFQ) logic [23], which read out the SSPD pixels via a single cable by 
digitizing and encoding the spatiotemporal information of an SSPD array at cryogenic 
 temperature. RSFQ logic is of sufficiently low power (~400 nW per Josephson junction) so as 
to be suitable as readout interfaces for SSPDs. However, the amount of bias current (~150 µA 
per Josephson junction) for an RSFQ interface increases with the circuit complexity. 
Therefore, at some point, large bias current and the parasitic resistance in the equipment (e.g., 
cables, connectors, and bonding wires) inside the cryocooler generate significant Joule 
heating and increase the temperature of the sample stage. We found that the temperature of 
the RSFQ interface chip placed on the sample stage in a 0.1-W GM cryocooler increased 
from 2.7 K to approximately 6 K by supplying a bias current of 370 mA to the RSFQ chip 
[24], which indicates that the scalability of RSFQ interfaces (i.e., the number of pixels that an 
RSFQ interface can handle) is limited by the amount of bias current. Therefore, readout 
interfaces that operate with both low power and low supply current are required in order to 
demonstrate many-pixel SSPD arrays.  
In a previous study [25], we proposed using adiabatic quantum-flux-parametron (AQFP) 
logic [26] as readout interfaces for SSPDs because AQFP circuits can operate with both low 
power and low supply current. AQFP logic is a low-power superconductor logic family based 
on the quantum flux parametron (QFP) [27,28]. AQFP gates maximize the benefit of 
adiabatic switching [29,30] by reducing the characteristic times of Josephson junctions, 
thereby achieving a power dissipation of 7 pW per Josephson junction at 5-GHz operation 
[31]. Moreover, since AQFP gates are serially biased by AC excitation currents [32], the 
amount of the supply currents (a few milliamps) does not increase with the circuit complexity 
[33]. We developed an AQFP interface for a single-pixel SSPD and demonstrated photon 
detection with a low error rate in a 0.1-W GM cryocooler [34].  
In the present study, we propose a scalable readout interface for multi-pixel SSPD arrays 
using AQFP logic, which we call the AQFP/RSFQ hybrid interface. This interface is 
composed of AQFP and RSFQ circuits. The former outputs the spatial information (which 
pixel absorbs a photon) via a single cable, and the latter outputs the temporal information 
(when a photon is absorbed) via a single cable. A drawback of AQFP logic is that its temporal 
resolution is low due to synchronous operation (i.e., signals are sampled by AC excitation 
currents). Thus, in the hybrid interface, temporal information is obtained by the RSFQ circuits, 
which have high temporal resolution owing to asynchronous operation with low timing jitter 
[11]. Furthermore, since most of the parts of the hybrid interface are designed using AQFP 
logic, the supply current for the hybrid interface does not increase with the circuit complexity. 
Therefore, the hybrid interface achieves both high temporal resolution and high circuit 
scalability and thus is suitable for handling many-pixel SSPD arrays. Here, we demonstrate a 
four-pixel SSPD array using a hybrid interface as proof of concept. The measurement results 
show that the hybrid interface can read out the SSPD pixels with a low error rate and low 
timing jitter. 
2. AQFP/RSFQ hybrid interface 
Figure 1(a) illustrates a block diagram of an AQFP/RSFQ hybrid interface for N = 4, where N 
is the number of the pixels in the SSPD array. For simplicity, it is assumed that each pixel in 
the array is read out via an individual wire (i.e., the SSPD array is connected to the hybrid 
interface via N wires) and that pulsed current Iin appears on one of the N wires when the 
SSPD array detects a photon. The blocks with blue frames represent AQFP circuits, and those 
with red frames represent RSFQ circuits. The AQFP part digitizes and encodes the signal 
currents from the SSPD array, generating voltage signals Vaqfp for spatial information. The 
RSFQ part merges the signal currents using a stack of N DC superconducting quantum 
interference devices (DC-SQUIDs) and generates voltage signals Vrsfq for temporal 
information. Figure 1(b) shows typical waveforms for N = 4, where Iin1 through Iin4 are the 
signal currents from pixels 1 through 4 in the SSPD array, respectively. The rising edge of 
Vrsfq shows the temporal information owing to event-driven asynchronous operation in the 
RSFQ part. The serial data on Vaqfp show the spatial information (i.e., the pixel address of the 
 SSPD array), where Vaqfp is in the form of unipolar return-to-zero encoding and the first bit 
represents a flag. The point is that the spatiotemporal information (Vrsfq and Vaqfp) of the SSPD 
array can be read out using only two coaxial cables, which helps reduce the number of cables 
required for demonstrating an SSPD array. Furthermore, the amount of the supply current for 
the hybrid interface does not increase with N. While the complexity of the AQFP part 
increases with N, the amplitude of the excitation current for the AQFP part is independent of 
N because of serial biasing. For the RSFQ part, only the number of DC-SQUIDs in the stack 
increases with N, which does not increase the amount of the bias current for the RSFQ part. 
Thus, the amount of the supply currents for both AQFP and RSFQ parts is independent of N, 
which indicates that the hybrid interface is suitable for handling many-pixel SSPD arrays with 
large N. The details of both AQFP and RSFQ parts are given below. 
 
Fig. 1. AQFP/RSFQ hybrid interface. (a) Block diagram and (b) typical waveforms for N = 4. 
The rising edge of Vrsfq represents the temporal information, and the serial data on Vaqfp 
represent the spatial information. (c) Rising-edge detector, which converts a logic-1 train into a 
single logic 1. 
The AQFP part operates as follows. Each wire from the SSPD array is terminated by a 
comparator [25]. The comparators sample Iin in synchronization with AC excitation currents, 
thereby converting Iin into a logic-1 train. The N-bit parallel data from the comparators are 
reduced to log2N-bit parallel data by a binary encoder. Here, a 1-bit flag (which becomes high 
when any of the SSPD pixels absorbs a photon) is also generated by a flag generator, which 
ORs the outputs from the comparators. The outputs from the binary encoder and the flag 
generator are composed of logic-1 trains. However, the number of 1s in a train depends on the 
amplitude and timing of Iin, which is not convenient from the viewpoint of post-processing 
 [25]. Thus, each logic-1 train is converted into a single logic 1 by a rising-edge detector, 
which produces a logic 1 when the input changes from 0 to 1. Figure 1(c) shows a schematic 
of the rising-edge detector. Here, f1 through f4 represent excitation phases, along which logic 
operations are performed with a phase separation of 90°. The AND gate compares the last 
input with the second to last input, producing a logic 1 when the input changes from 0 to 1. 
The (1+log2N)-bit parallel data from the rising-edge detectors are converted into (1+log2N)-
bit serial data by a parallel-to-serial converter [35]. Finally, (1+log2N)-bit serial voltage 
signals Vaqfp, the first bit of which is a flag and the other log2N bits of which represent the 
spatial information of the SSPD array, are output from the voltage driver [36]. It should be 
noted that in the current design the encoder outputs a wrong pixel address when two or more 
SSPDs generate Iin simultaneously. Thus, we intend to implement error detection or 
correction for such simultaneous firing in future design.  
The RSFQ part operates as follows. The N wires from the SSPD array are magnetically 
coupled to a stack of N DC-SQUIDs, where each wire is coupled to a DC-SQUID. One of the 
DC-SQUIDs in the stack is turned into a voltage state when Iin appears on one of the N wires 
because the DC-SQUID stack is biased by a DC bias current Isqd. As a result, the signal 
current Itmp flows into a high-sensitivity DC/SFQ converter [37], which converts Itmp into an 
SFQ-pulse train, via a resistor Rtmp. The first pulse in the SFQ-pulse train sets a voltage driver 
[38] to a voltage state. Note that the number of SFQ pulses in a pulse train generated by the 
DC/SFQ converter is not considered because only the first pulse turns the voltage driver into 
a voltage state, which ensures wider operating margins with regard to Isqd compared to a 
similar approach [37] (which attempts to generate a single SFQ pulse from a DC-SQUID 
stack). Finally, a voltage signal Vrsfq is output from the voltage driver. The rising edge of Vrsfq 
represents the temporal information of the SSPD array because the RSFQ part is composed of 
event-driven asynchronous circuits. Here, Vrsfq is reset to a zero-voltage state by a reset signal 
generated in the AQFP part. A falling-edge detector, which is designed in a similar manner to 
the rising-edge detector shown in Fig. 1(c), generates a logic 1 (reset signal) when the input 
(flag) changes from 1 to 0, i.e., Iin decays. Then, the reset signal is sent to the voltage driver 
from the falling-edge detector via an AQFP/RSFQ interface [39]. The circuit parameters of 
the DC-SQUID stack in the current design are as follows. The critical current of the 
Josephson junctions is 100 µA (the critical current density is 2.5 kA/cm2 and the McCumber 
parameter [40] is 4), and the LIc product of a DC-SQUID is 0.386Φ0, where Φ0 is the flux 
quantum. The mutual inductance between a wire from the SSPD array and the DC-SQUID is 
64.8 pH, which is optimized for an Iin of approximately 15 µA.  
3. Experiment 
As proof of concept, we demonstrate a four-pixel SSPD array using an AQFP/RSFQ hybrid 
interface. Figure 2 shows a micrograph of a hybrid interface for N = 4 that was fabricated 
using the 2.5 kA/cm2 Nb standard process (STP2) [41] provided by the National Institute of 
Advanced Industrial Science and Technology (AIST). The chip die size is 5 mm by 5 mm. 
Note that in this design a parallel-to-serial converter is not implemented. Thus, the AQFP part 
has three outputs (Vflg, Vaqfp1, and Vaqfp2) and three voltage drivers, where Vflg represents a flag, 
and Vaqfp1 and Vaqfp2 show the pixel address. The AQFP part is powered by a pair of AC 
excitation currents (Ix1 and Ix2) and a DC offset current Id [32]. In the present study, the 
frequency of Ix1 and Ix2 is set to 150 MHz, which corresponds to the sampling frequency of 
the comparators. The logical threshold of the comparators is adjusted by the reference current 
Iref [25], which sets the logical threshold of each comparator to 5 µA in this experiment. The 
RSFQ part is powered by the main bias current Ib, the bias current for the DC/SFQ converter 
Ids, and the bias current for the DC-SQUID stack Isqd. The total supply current Itot for the 
hybrid interface is 31.5 mA, most of which is attributed to Ib (28.1 mA). As mentioned above, 
Itot does not increase with N. Thus, even for large N, the supply current for the hybrid 
interface can be kept sufficiently small for the implementation using a compact cryocooler, 
 such as a 0.1-W GM cryocooler. Assuming that an SSPD array is biased via a single cable 
[42], the total cable count required for demonstrating the SSPD array using a hybrid interface 
is eleven, one of which is for biasing the SSPD array, two of which are for differential biasing 
with regard to Ib, and the rest of which are for Iref, Ix1, Ix2, Id, Vaqfp, Isqd, Ids, and Vrsfq. It is 
important that the cable count does not increase with N.  
 
Fig. 2. Micrograph of the hybrid interface for N = 4. The chip die size is 5 mm by 5 mm. In 
this design, a parallel-to-serial converter is not implemented in the AQFP part. 
Figure 3(a) shows the experimental setup for demonstrating a fiber-coupled four-pixel 
SSPD array using the hybrid interface shown in Fig. 2, both of which are placed in the same 
0.1-W GM cryocooler. The SSPD array and the hybrid interface are stored in separate 
packages and are interconnected using coaxial cables and T-type connectors, as shown in Fig. 
3(b), which is a photograph of the sample stage. The temperature of the sample stage was 
2.49 K. The SSPD array is a four-element array [43] made of NbTiN with a total area of 40 
µm × 40 µm, and each SSPD is a superconducting nanowire avalanche photon detector 
(SNAP) [44] in which two nanowires are connected in parallel. The switching currents of the 
four SSPDs range from 40 µA to 42 µA. A 10-MHz pulsed laser (Calmar Laser, FPL-
02CFFNIT) applies 1,550-nm optical inputs (with a pulse width of 0.2 ps), the photon count 
of which ranges from 0.01 per pulse to 1,000 per pulse via a power controller and an optical 
attenuator, to the SSPD array. The SSPD array generates pulsed current Ifire when detecting a 
photon. Half of Ifire (Iin) is sampled by the hybrid interface, and the other half is directly 
output from the cryocooler. Thus, the outputs from both the SSPD array and the hybrid 
interface can be observed. Here, Vsspd1 through Vsspd4 represent the voltage signals from pixels 
1 through 4 of the SSPD array, respectively. Moreover, Vflg is not observed to save the 
number of cables. All of the outputs are amplified using low-noise amplifiers (LNAs), where 
Vsspd1 through Vssped4 are amplified using LNAs (RF Bay, LNA-545) with a 500-MHz 
bandwidth, 45-dB gain, and 1.9-dB noise figure, and the other outputs are amplified using 
LNAs (RF Bay, LNA-1800) with a 1.8-GHz bandwidth, 30-dB gain, and 2.2-dB noise figure. 
During measurement, only one pixel is biased by dc bias current Isspd (i.e., the other three 
pixels are non-active) to easily compare the outputs from the SSPDs with those from the 
hybrid interface, as will be shown later. Here, Isspd is set to 36 µA, so the amplitude of Iin is 
approximately 18 µA. For this bias condition, the detection efficiency is 5.4%, 0.024%, 
0.45%, and 0.031% for pixels 1 through 4, respectively. Figures 4(a) through 4(d) show the 
measurement waveforms for pixels 1 through 4, respectively. In addition, Vsspd corresponds to 
 the voltage signal of the pixel under test. For example, Vsspd corresponds to Vsspd1 when 
demonstrating pixel 1. Figure 4 indicates that the rising edge of Vrsfq shows the timing of 
photon detection events and that the combination of Vaqfp1 and Vaqfp2 shows the correct pixel 
addresses. 
 
Fig. 3. (a) Experimental setup. The SSPD array and the hybrid interface are interconnected 
using coaxial cables in the same cryocooler. (b) Photograph of the sample stage.  
 
Fig. 4. Measurement waveforms for (a) pixel 1, (b) pixel 2, (c) pixel 3, and (d) pixel 4. The 
rising edge of Vrsfq shows the timing of photon detection events. Here, Vaqfp1 and Vaqfp2 show the 
pixel addresses.  
We conduct two types of experiments to demonstrate that the hybrid interface can read out 
the SSPD array with a low error rate and low timing jitter. First, we observe the count rates of 
Vsspd, Vrsfq, Vaqfp1, and Vaqfp2 using pulse counters (Stanford Research Systems, SR400) to 
investigate the correlation between the outputs from the SSPD array and those from the 
 hybrid interface. Figure 5 shows the measurement results of the output count rates as a 
function of the laser power for each pixel. The green solid lines represent the count rates of 
Vsspd, and the red circles represent those of Vrsfq. The blue crosses represent the count rates of 
Vaqfp1, and the blue plus symbols represent those of Vaqfp2. Figure 5 indicates that both AQFP 
and RSFQ parts read out photon detection events with a low error rate and that correct pixel 
addresses are generated for all of the pixels. For instance, in Fig. 5(c) for pixel 3, the count 
rates of Vrsfq and Vaqfp2 agree well with that of Vsspd, while that of Vaqfp1 is zero. This indicates 
that the correct pixel address (10) is generated with a low error rate. Figure 5 also shows that 
all of the pixels operated for single-photon events because the count rates are proportional to 
the laser power. Next, we measure the timing jitter of Vsspd and Vrsfq using an event timer 
(PicoQuant, HydraHarp 400). Figure 6 shows the measured timing jitter for each pixel. The 
green solid lines represent the timing jitter of Vsspd, and the red circles denote that of Vrsfq. 
Note that the photon flux is the same between the jitter measurement of Vsspd and that of Vrsfq 
because the timing jitter of Vsspd and Vrsfq is measured simultaneously. The full width at half 
maximum (FWHM) of the timing jitter of Vsspd ranges from 71 ps to 75 ps, whereas that of 
Vrsfq ranges from 66 ps to 72 ps. The FWHM of Vrsfq is less than that of Vsspd for all of the 
pixels, which indicates that the RSFQ part reads out photon detection events with low timing 
jitter and that the RSFQ part does not deteriorate the timing jitter of SSPDs. It is expected that 
the jitter of Vrsfq can be further reduced by applying full Ifire to the hybrid interface (i.e., Iin = 
Ifire) because the jitter of RSFQ circuits deceases as the amplitude of Iin increases [45].  
 
Fig. 5. Output count rates versus laser power for (a) pixel 1, (b) pixel 2, (c) pixel 3, and (d) 
pixel 4. The count rates for the hybrid interface correlate with the count rates for the SSPD 
array.  
  
Fig. 6. Timing jitter for (a) pixel 1, (b) pixel 2, (c) pixel 3, and (d) pixel 4. The timing jitter for 
the hybrid interface is better than that of the SSPD array.  
4. Summary 
We proposed the AQFP/RSFQ interface as a scalable readout interface for SSPD arrays. The 
hybrid interface can operate with low power and low supply current, which can avoid 
temperature increase at the sample stage due to Joule heating caused by the supply current 
and parasitic resistance. We demonstrated a four-pixel SSPD array using the hybrid interface 
in a 0.1-W GM cryocooler. The measurement results show that the hybrid interface can read 
out all of the pixels with a low error rate and low timing jitter. In the future, we intend to 
demonstrate large SSPD arrays using the hybrid interface. Here, we discuss the maximum 
pixel count that a hybrid interface can handle in the light of the latency of the hybrid interface. 
Assuming that the latency is dominated by the duration time of Vaqfp (τaqfp) for simplicity, τaqfp 
limits the maximum readout frequency fr. As shown in Fig. 1(a), the bit length of Vaqfp is 1 + 
log2N, so that τaqfp = (1 + log2N)/fs, where fs is the sampling frequency (i.e., the operating 
frequency of AQFP circuits). Thus, the maximum N (Nmax) is determined by (1 + log2Nmax)/fs 
= 1/fr. For fs = 150 MHz and fr = 10 MHz, Nmax is 1.64 × 104, which can be further gained by 
increasing the ratio fs/fr.  
Funding 
The present study was supported by KAKENHI (No. 18H05245 and No. 18H01493) from the 
Japan Society for the Promotion of Science (JSPS). 
Acknowledgements 
The circuits were fabricated in the Clean Room for Analog-digital superconductiVITY 
(CRAVITY) of the National Institute of Advanced Industrial Science and Technology (AIST) 
 using the standard process (STP2). The authors would like to thank C. J. Fourie for providing 
the 3D inductance extractor, InductEx. 
Disclosures 
The authors declare no conflicts of interest. 
References 
1. G. N. Gol’tsman, O. Okunev, G. Chulkova, A. Lipatov, A. Semenov, K. Smirnov, B. Voronov, A. Dzardanov, 
C. Williams, and R. Sobolewski, “Picosecond superconducting single-photon optical detector,” Appl. Phys. Lett. 
79(6), 705–707 (2001). 
2. F. Marsili, V. B. Verma, J. A. Stern, S. Harrington, A. E. Lita, T. Gerrits, I. Vayshenker, B. Baek, M. D. Shaw, 
R. P. Mirin, and S. W. Nam, “Detecting single infrared photons with 93% system efficiency,” Nat. Photonics 
7(3), 210–214 (2013). 
3. D. Rosenberg, A. J. Kerman, R. J. Molnar, and E. A. Dauler, “High-speed and high-efficiency superconducting 
nanowire single photon detector array,” Opt. Express 21(2), 1440 (2013). 
4. B. Korzh, Q.-Y. Zhao, J. P. Allmaras, S. Frasca, T. M. Autry, E. A. Bersin, A. D. Beyer, R. M. Briggs, B. 
Bumble, M. Colangelo, G. M. Crouch, A. E. Dane, T. Gerrits, A. E. Lita, F. Marsili, G. Moody, C. Peña, E. 
Ramirez, J. D. Rezac, N. Sinclair, M. J. Stevens, A. E. Velasco, V. B. Verma, E. E. Wollman, S. Xie, D. Zhu, P. 
D. Hale, M. Spiropulu, K. L. Silverman, R. P. Mirin, S. W. Nam, A. G. Kozorezov, M. D. Shaw, and K. K. 
Berggren, “Demonstration of sub-3 ps temporal resolution with a superconducting nanowire single-photon 
detector,” Nat. Photonics 14(4), 250–255 (2020). 
5. T. Kobayashi, R. Ikuta, S. Yasui, S. Miki, T. Yamashita, H. Terai, T. Yamamoto, M. Koashi, and N. Imoto, 
“Frequency-domain Hong–Ou–Mandel interference,” Nat. Photonics 10(6), 441–444 (2016). 
6. Q.-C. Sun, Y.-L. Mao, S.-J. Chen, W. Zhang, Y.-F. Jiang, Y.-B. Zhang, W.-J. Zhang, S. Miki, T. Yamashita, H. 
Terai, X. Jiang, T.-Y. Chen, L.-X. You, X.-F. Chen, Z. Wang, J.-Y. Fan, Q. Zhang, and J.-W. Pan, “Quantum 
teleportation with independent sources and prior entanglement distribution over a network,” Nat. Photonics 
10(6), 671–675 (2016). 
7. A. Biswas, M. Srinivasan, R. Rogalin, S. Piazzolla, J. Liu, B. Schratz, A. Wong, E. Alerstam, M. Wright, W. T. 
Roberts, J. Kovalik, G. Ortiz, A. Na-Nakornpanom, M. Shaw, C. Okino, K. Andrews, M. Peng, D. Orozco, and 
W. Klipstein, “Status of NASA’s deep space optical communication technology demonstration,” in 2017 IEEE 
International Conference on Space Optical Systems and Applications (ICSOS) (IEEE, 2017), pp. 23–27. 
8. T. Yamashita, D. Liu, S. Miki, J. Yamamoto, T. Haraguchi, M. Kinjo, Y. Hiraoka, Z. Wang, and H. Terai, 
“Fluorescence correlation spectroscopy with visible-wavelength superconducting nanowire single-photon 
detector,” Opt. Express 22(23), 28783–28789 (2014). 
9. E. A. Dauler, B. S. Robinson, A. J. Kerman, J. K. W. Yang, E. K. M. Rosfjord, V. Anant, B. Voronov, G. 
Gol’tsman, and K. K. Berggren, “Multi-Element Superconducting Nanowire Single-Photon Detector,” IEEE 
Trans. Appl. Supercond. 17(2), 279–284 (2007). 
10. M. S. Allman, V. B. Verma, M. Stevens, T. Gerrits, R. D. Horansky, A. E. Lita, F. Marsili, A. Beyer, M. D. 
Shaw, D. Kumor, R. Mirin, and S. W. Nam, “A near-infrared 64-pixel superconducting nanowire single photon 
detector array with integrated multiplexed readout,” Appl. Phys. Lett. 106(19), 192601 (2015). 
11. S. Miyajima, M. Yabuno, S. Miki, T. Yamashita, and H. Terai, “High-time-resolved 64-channel single-flux 
quantum-based address encoder integrated with a multi-pixel superconducting nanowire single-photon detector,” 
Opt. Express 26(22), 29045 (2018). 
12. E. E. Wollman, V. B. Verma, A. E. Lita, W. H. Farr, M. D. Shaw, R. P. Mirin, and S. Woo Nam, “Kilopixel 
array of superconducting nanowire single-photon detectors,” Opt. Express 27(24), 35279 (2019). 
13. A. McCarthy, N. J. Krichel, N. R. Gemmell, X. Ren, M. G. Tanner, S. N. Dorenbos, V. Zwiller, R. H. Hadfield, 
and G. S. Buller, “Kilometer-range, high resolution depth imaging via 1560 nm wavelength single-photon 
detection,” Opt. Express 21(7), 8904–8915 (2013). 
14. Y. Hochberg, I. Charaev, S.-W. Nam, V. Verma, M. Colangelo, and K. K. Berggren, “Detecting sub-GeV dark 
matter with superconducting nanowires,” Phys. Rev. Lett. 123(15), 151802 (2019). 
15. J. Wang, S. Paesani, Y. Ding, R. Santagati, P. Skrzypczyk, A. Salavrakos, J. Tura, R. Augusiak, L. Mančinska, 
D. Bacco, D. Bonneau, J. W. Silverstone, Q. Gong, A. Acín, K. Rottwitt, L. K. Oxenløwe, J. L. O’Brien, A. 
Laing, and M. G. Thompson, “Multidimensional quantum entanglement with large-scale integrated optics,” 
Science (80-. ). 360(6386), 285–291 (2018). 
16. W. Hartmann, P. Varytis, H. Gehring, N. Walter, F. Beutel, K. Busch, and W. Pernice, “Broadband 
spectrometer with single-photon sensitivity exploiting tailored disorder,” Nano Lett. 20(4), 2625–2631 (2020). 
17. S. Miki, T. Yamashita, H. Terai, and Z. Wang, “High performance fiber-coupled NbTiN superconducting 
nanowire single photon detectors with Gifford-McMahon cryocooler,” Opt. Express 21(8), 10208 (2013). 
18. V. B. Verma, R. Horansky, F. Marsili, J. A. Stern, M. D. Shaw, A. E. Lita, R. P. Mirin, and S. W. Nam, “A 
four-pixel single-photon pulse-position array fabricated from WSi superconducting nanowire single-photon 
detectors,” Appl. Phys. Lett. 104(5), 051115 (2014). 
 19. S. Doerner, A. Kuzmin, S. Wuensch, I. Charaev, F. Boes, T. Zwick, and M. Siegel, “Frequency-multiplexed 
bias and readout of a 16-pixel superconducting nanowire single-photon detector array,” Appl. Phys. Lett. 
111(3), 032603 (2017). 
20. A. Gaggero, F. Martini, F. Mattioli, F. Chiarello, R. Cernansky, A. Politi, and R. Leoni, “Amplitude-
multiplexed readout of single photon detectors based on superconducting nanowires,” Optica 6(6), 823 (2019). 
21. Q.-Y. Zhao, D. Zhu, N. Calandri, A. E. Dane, A. N. McCaughan, F. Bellei, H.-Z. Wang, D. F. Santavicca, and 
K. K. Berggren, “Single-photon imager based on a superconducting nanowire delay line,” Nat. Photonics 11(4), 
247–251 (2017). 
22. H. Terai, S. Miki, and Z. Wang, “Readout electronics using single-flux-quantum circuit technology for 
superconducting single-photon detector array,” IEEE Trans. Appl. Supercond. 19(3), 350–353 (2009). 
23. K. K. Likharev and V. K. Semenov, “RSFQ logic/memory family: a new Josephson-junction technology for 
sub-terahertz-clock-frequency digital systems,” IEEE Trans. Appl. Supercond. 1(1), 3–28 (1991). 
24. H. Terai, K. Makise, T. Yamashita, S. Miki, and Z. Wang, “Design and testing of SFQ signal processor for 64-
pixel SSPD array,” in Applied Superconductivity Conference 2014 (ASC 2014) (2014). 
25. N. Takeuchi, T. Yamashita, S. Miyajima, S. Miki, N. Yoshikawa, and H. Terai, “Adiabatic quantum-flux-
parametron interface for the readout of superconducting nanowire single-photon detectors,” Opt. Express 
25(26), 32650–32658 (2017). 
26. N. Takeuchi, D. Ozawa, Y. Yamanashi, and N. Yoshikawa, “An adiabatic quantum flux parametron as an ultra-
low-power logic device,” Supercond. Sci. Technol. 26(3), 035010 (2013). 
27. K. Loe and E. Goto, “Analysis of flux input and output Josephson pair device,” IEEE Trans. Magn. 21(2), 884–
887 (1985). 
28. M. Hosoya, W. Hioe, J. Casas, R. Kamikawai, Y. Harada, Y. Wada, H. Nakane, R. Suda, and E. Goto, 
“Quantum flux parametron: a single quantum flux device for Josephson supercomputer,” IEEE Trans. Appl. 
Supercond. 1(2), 77–89 (1991). 
29. K. Likharev, “Dynamics of some single flux quantum devices: I. Parametric quantron,” IEEE Trans. Magn. 
13(1), 242–244 (1977). 
30. J. G. Koller and W. C. Athas, “Adiabatic Switching, Low Energy Computing, And The Physics Of Storing And 
Erasing Information,” in Workshop on Physics and Computation (IEEE, 1992), pp. 267–270. 
31. N. Takeuchi, T. Yamae, C. L. Ayala, H. Suzuki, and N. Yoshikawa, “An adiabatic superconductor 8-bit adder 
with 24kBT energy dissipation per junction,” Appl. Phys. Lett. 114(4), 042602 (2019). 
32. N. Takeuchi, S. Nagasawa, F. China, T. Ando, M. Hidaka, Y. Yamanashi, and N. Yoshikawa, “Adiabatic 
quantum-flux-parametron cell library designed using a 10 kA cm−2 niobium fabrication process,” Supercond. 
Sci. Technol. 30(3), 035002 (2017). 
33. T. Narama, Y. Yamanashi, N. Takeuchi, T. Ortlepp, and N. Yoshikawa, “Demonstration of 10k gate-scale 
adiabatic-quantum-flux-parametron circuits,” in 15th International Superconductive Electronics Conference 
(ISEC 2015) (IEEE, 2015). 
34. N. Takeuchi, T. Yamashita, S. Miyajima, S. Miki, N. Yoshikawa, and H. Terai, “Demonstration of a 
superconducting nanowire single-photon detector using adiabatic quantum-flux-parametron logic in a 0.1-W 
Gifford-McMahon cryocooler,” IEEE Trans. Appl. Supercond. 29(5), 2201004 (2019). 
35. C. L. Ayala, N. Takeuchi, and N. Yoshikawa, “Development of parallel-to-serial and serial-to-parallel 
converters for debugging large-scale AQFP logic circuits,” in IEICE General Conference 2019 (2019). 
36. N. Takeuchi, H. Suzuki, and N. Yoshikawa, “Measurement of low bit-error-rates of adiabatic quantum-flux-
parametron logic using a superconductor voltage driver,” Appl. Phys. Lett. 110(20), 202601 (2017). 
37. K. Sato, Y. Yamanashi, and N. Yoshikawa, “High-speed operation of a single flux quantum multiple input 
merger using a magnetically coupled SQUID stack,” IEEE Trans. Appl. Supercond. 25(3), 1301605 (2015). 
38. Y. Hashimoto, H. Suzuki, S. Nagasawa, M. Maruyama, K. Fujiwara, and M. Hidaka, “Measurement of 
Superconductive Voltage Drivers up to 25 Gb/s/ch,” IEEE Trans. Appl. Supercond. 19(3), 1022–1025 (2009). 
39. F. China, N. Tsuji, T. Narama, N. Takeuchi, T. Ortlepp, Y. Yamanashi, and N. Yoshikawa, “Demonstration of 
Signal Transmission between Adiabatic Quantum-Flux-Parametrons and Rapid Single-Flux-Quantum Circuits 
Using Superconductive Microstrip Lines,” IEEE Trans. Appl. Supercond. 27(4), 1300205 (2017). 
40. D. E. McCumber, “Effect of ac impedance on dc voltage-current characteristics of superconductor weak-link 
junctions,” J. Appl. Phys. 39(7), 3113–3118 (1968). 
41. S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, “A 380 ps, 9.5 mW Josephson 4-Kbit RAM operated at 
a high bit yield,” IEEE Trans. Appl. Supercond. 5(2), 2447–2452 (1995). 
42. M. Yabuno, S. Miyajima, S. Miki, and H. Terai, “Scalable implementation of a superconducting nanowire 
single-photon detector array with a superconducting digital signal processor,” Opt. Express 28(8), 12047 (2020). 
43. S. Miki, T. Yamashita, H. Terai, K. Makise, M. Fujiwara, M. Sasaki, and Z. Wang, “Development of fiber-
coupled four-element superconducting nanowire single-photon detectors,” Phys. Procedia 36, 77–81 (2012). 
44. S. Miki, M. Yabuno, T. Yamashita, and H. Terai, “Stable, high-performance operation of a fiber-coupled 
superconducting nanowire avalanche photon detector,” Opt. Express 25(6), 6796 (2017). 
45. H. Terai, T. Yamashita, S. Miki, K. Makise, and Z. Wang, “Low-jitter single flux quantum signal readout from 
superconducting single photon detector,” Opt. Express 20(18), 20115 (2012). 
